Skip to content
View 124107157-KV's full-sized avatar

Highlights

  • Pro

Block or report 124107157-KV

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. VLSI_RTL_DESIGNS VLSI_RTL_DESIGNS Public

    Verilog

  2. picorv32 picorv32 Public

    Forked from YosysHQ/picorv32

    PicoRV32 - A Size-Optimized RISC-V CPU

    Verilog

  3. SERV SERV Public

    Forked from olofk/serv

    SERV - The SErial RISC-V CPU

    Verilog

  4. RV32I_Processor RV32I_Processor Public

    Design of RV32I Processor for Basic Stochastic Computing

    Verilog

  5. laptop laptop Public

    Forked from byrantech/laptop

    A highly integrated, high end, open source laptop. Attempt the impossible.

    KiCad Layout

  6. UART UART Public

    Full-duplex UART (simultaneous transmit and receive) tailored for the SERV RISC-V core

    Verilog