Currently Pursuing Masters in Electrical and Electronic Engineering at UCC.
Worked at Infosys as a AWS Cloud Developer in Development and Testing of Cloud
-
University College Cork
- Cork
-
23:52
(UTC -12:00) - https://keerthivasan-kv.super.site/
- in/keerthivasan-p-952170170
- keerthi_vasan_kv101
- profile.php?id=61562845336645
Highlights
- Pro
Popular repositories Loading
-
-
picorv32
picorv32 PublicForked from YosysHQ/picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
Verilog
-
-
RV32I_Processor
RV32I_Processor PublicDesign of RV32I Processor for Basic Stochastic Computing
Verilog
-
laptop
laptop PublicForked from byrantech/laptop
A highly integrated, high end, open source laptop. Attempt the impossible.
KiCad Layout
-
UART
UART PublicFull-duplex UART (simultaneous transmit and receive) tailored for the SERV RISC-V core
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.