Skip to content

cir2py generates invalid codes #66

@FabriceSalvaire

Description

@FabriceSalvaire
  • lower case prefix
  • circuit.X('mos1', 'd1', 'g1', 'vsss', 'level1') subcircuit name must be as pos2
* transistor output characteristics
* two nested subcircuits
vdd d1 0 2.0
vss vsss 0 0
vsig g1 vsss 0
xmos1 d1 g1 vsss level1
. subckt level1 d3 g3 v3
xmos2 d3 g3 v3 level2
.ends
. subckt level2 d4 g4 v4
m1 d4 g4 v4 v4 nmos w=1e-5 l=3.5e -007
.ends
PySpice.Spice.Parser.SpiceParser._parse - WARNING - . subckt level1 d3 g3 v3
PySpice.Spice.Parser.SpiceParser._parse - WARNING - . subckt level2 d4 g4 v4
PySpice.Spice.Parser.Element.__init__ - WARNING - m1 d4 g4 v4 v4 nmos w=1e-5 l=3.5e -007
circuit.v('dd', 'd1', , 2.0)
circuit.v('ss', 'vsss', , 0)
circuit.v('sig', 'g1', 'vsss', 0)
circuit.x('mos1', 'd1', 'g1', 'vsss', 'level1')
circuit.x('mos2', 'd3', 'g3', 'v3', 'level2')
circuit.m(1, 'd4', 'g4', 'v4', 'v4', l=3.5e, w=1e-5, model='nmos')

Metadata

Metadata

Assignees

No one assigned

    Labels

    Type

    No type

    Projects

    No projects

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions