A VHDL implementation of a cyclic hamming error-corective encoding/decoding.
Project is under development. Everything is subject to change. Basic funtionality has been tested and proved to work, further documentation of the system's functionality is also under development.