Skip to content

Failed ICs #305

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 6 commits into
base: master
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions library/SubcircuitLibrary/TLC2264/D.lib
Original file line number Diff line number Diff line change
@@ -0,0 +1,2 @@
.model 1N4148 D(is=2.495E-09 rs=4.755E-01 n=1.679E+00 tt=3.030E-09 cjo=1.700E-12 vj=1 m=1.959E-01 bv=1.000E+02 ibv=1.000E-04)

13 changes: 13 additions & 0 deletions library/SubcircuitLibrary/TLC2264/NMOS-180nm.lib
Original file line number Diff line number Diff line change
@@ -0,0 +1,13 @@
.model CMOSN NMOS (LEVEL=8 VERSION=3.2 TNOM=27 TOX=4.1E-9 XJ=1E-7 NCH=2.3549E17 VTH0=0.3823463 K1=0.5810697
+ K2=4.774618E-3 K3=0.0431669 K3B=1.1498346 W0=1E-7 NLX=1.910552E-7 DVT0W=0 DVT1W=0 DVT2W=0
+ DVT0=1.2894824 DVT1=0.3622063 DVT2=0.0713729 U0=280.633249 UA=-1.208537E-9 UB=2.158625E-18
+ UC=5.342807E-11 VSAT=9.366802E4 A0=1.7593146 AGS=0.3939741 B0=-6.413949E-9 B1=-1E-7 KETA=-5.180424E-4
+ A1=0 A2=1 RDSW=105.5517558 PRWG=0.5 PRWB=-0.1998871 WR=1 WINT=7.904732E-10 LINT=1.571424E-8 XL=0
+ XW=-1E-8 DWG=1.297221E-9 DWB=1.479041E-9 VOFF=-0.0955434 NFACTOR=2.4358891 CIT=0 CDSC=2.4E-4 CDSCD=0
+ CDSCB=0 ETA0=3.104851E-3 ETAB=-2.512384E-5 DSUB=0.0167075 PCLM=0.8073191 PDIBLC1=0.1666161 PDIBLC2=3.112892E-3
+ PDIBLCB=-0.1 DROUT=0.7875618 PSCBE1=8E10 PSCBE2=9.213635E-10 PVAG=3.85243E-3 DELTA=0.01 RSH=6.7 MOBMOD=1
+ PRT=0 UTE=-1.5 KT1=-0.11 KT1L=0 KT2=0.022 UA1=4.31E-9 UB1=-7.61E-18 UC1=-5.6E-11 AT=3.3E4 WL=0 WLN=1
+ WW=0 WWN=1 WWL=0 LL=0 LLN=1 LW=0 LWN=1 LWL=0 CAPMOD=2 XPART=0.5 CGDO=7.08E-10 CGSO=7.08E-10 CGBO=1E-12
+ CJ=9.68858E-4 PB=0.8 MJ=0.3864502 CJSW=2.512138E-10 PBSW=0.809286 MJSW=0.1060414 CJSWG=3.3E-10 PBSWG=0.809286
+ MJSWG=0.1060414 CF=0 PVTH0=-1.192722E-3 PRDSW=-5 PK2=6.450505E-5 WKETA=-4.27294E-4 LKETA=-0.0104078
+ PU0=6.3268729 PUA=2.226552E-11 PUB=0 PVSAT=969.1480157 PETA0=1E-4 PKETA=-1.049509E-3)
11 changes: 11 additions & 0 deletions library/SubcircuitLibrary/TLC2264/PMOS-180nm.lib
Original file line number Diff line number Diff line change
@@ -0,0 +1,11 @@
.model CMOSP PMOS (LEVEL=8 VERSION=3.2 TNOM=27 TOX=4.1E-9 XJ=1E-7 NCH=4.1589E17 VTH0=-0.3938813 K1=0.5479015
+ K2=0.0360586 K3=0.0993095 K3B=5.7086622 W0=1E-6 NLX=1.313191E-7 DVT0W=0 DVT1W=0 DVT2W=0 DVT0=0.4911363
+ DVT1=0.2227356 DVT2=0.1 U0=115.6852975 UA=1.505832E-9 UB=1E-21 UC=-1E-10 VSAT=1.329694E5 A0=1.7590478
+ AGS=0.3641621 B0=3.427126E-7 B1=1.062928E-6 KETA=0.0134667 A1=0.6859506 A2=0.3506788 RDSW=168.5705677
+ PRWG=0.5 PRWB=-0.4987371 WR=1 WINT=0 LINT=3.028832E-8 XL=0 XW=-1E-8 DWG=-2.349633E-8 DWB=-7.152486E-9
+ VOFF=-0.0994037 NFACTOR=1.9424315 CIT=0 CDSC=2.4E-4 CDSCD=0 CDSCB=0 ETA0=0.0608072 ETAB=-0.0426148
+ DSUB=0.7343015 PCLM=3.2579974 PDIBLC1=7.229527E-6 PDIBLC2=0.025389 PDIBLCB=-1E-3 DROUT=0 PSCBE1=1.454878E10
+ PSCBE2=4.202027E-9 PVAG=15 DELTA=0.01 RSH=7.8 MOBMOD=1 PRT=0 UTE=-1.5 KT1=-0.11 KT1L=0 KT2=0.022 UA1=4.31E-9
+ UB1=-7.61E-18 UC1=-5.6E-11 AT=3.3E4 WL=0 WLN=1 WW=0 WWN=1 WWL=0 LL=0 LLN=1 LW=0 LWN=1 LWL=0 CAPMOD=2 XPART=0.5
+ CGDO=6.32E-10 CGSO=6.32E-10 CGBO=1E-12 CJ=1.172138E-3 PB=0.8421173 MJ=0.4109788 CJSW=2.242609E-10 PBSW=0.8 + MJSW=0.3752089 CJSWG=4.22E-10 PBSWG=0.8 MJSWG=0.3752089 CF=0 PVTH0=1.888482E-3 PRDSW=11.5315407 PK2=1.559399E-3
+ WKETA=0.0319301 LKETA=2.955547E-3 PU0=-1.1105313 PUA=-4.62102E-11 PUB=1E-21 PVSAT=50 PETA0=1E-4 PKETA=-4.346368E-3)
164 changes: 164 additions & 0 deletions library/SubcircuitLibrary/TLC2264/TLC2264-cache.lib
Original file line number Diff line number Diff line change
@@ -0,0 +1,164 @@
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# PORT
#
DEF PORT U 0 40 Y Y 26 F N
F0 "U" 50 100 30 H V C CNN
F1 "PORT" 0 0 30 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
S -100 50 100 -50 0 1 0 N
X ~ 1 250 0 100 L 30 30 1 1 B
X ~ 2 250 0 100 L 30 30 2 1 B
X ~ 3 250 0 100 L 30 30 3 1 B
X ~ 4 250 0 100 L 30 30 4 1 B
X ~ 5 250 0 100 L 30 30 5 1 B
X ~ 6 250 0 100 L 30 30 6 1 B
X ~ 7 250 0 100 L 30 30 7 1 B
X ~ 8 250 0 100 L 30 30 8 1 B
X ~ 9 250 0 100 L 30 30 9 1 B
X ~ 10 250 0 100 L 30 30 10 1 B
X ~ 11 250 0 100 L 30 30 11 1 B
X ~ 12 250 0 100 L 30 30 12 1 B
X ~ 13 250 0 100 L 30 30 13 1 B
X ~ 14 250 0 100 L 30 30 14 1 B
X ~ 15 250 0 100 L 30 30 15 1 B
X ~ 16 250 0 100 L 30 30 16 1 B
X ~ 17 250 0 100 L 30 30 17 1 B
X ~ 18 250 0 100 L 30 30 18 1 B
X ~ 19 250 0 100 L 30 30 19 1 B
X ~ 20 250 0 100 L 30 30 20 1 B
X ~ 21 250 0 100 L 30 30 21 1 B
X ~ 22 250 0 100 L 30 30 22 1 B
X ~ 23 250 0 100 L 30 30 23 1 B
X ~ 24 250 0 100 L 30 30 24 1 B
X ~ 25 250 0 100 L 30 30 25 1 B
X ~ 26 250 0 100 L 30 30 26 1 B
ENDDRAW
ENDDEF
#
# eSim_CP1
#
DEF eSim_CP1 C 0 10 N N 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "eSim_CP1" 25 -100 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS capacitor_polarised
$FPLIST
CP_*
$ENDFPLIST
DRAW
A 0 -150 128 1287 513 0 1 20 N -80 -50 80 -50
P 2 0 1 20 -80 30 80 30 N
P 2 0 1 0 -70 90 -30 90 N
P 2 0 1 0 -50 70 -50 110 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 130 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# eSim_Diode
#
DEF eSim_Diode D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "eSim_Diode" 0 -100 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
TO-???*
*SingleDiode
*_Diode_*
*SingleDiode*
D_*
$ENDFPLIST
DRAW
T 0 -100 50 60 0 0 0 A Normal 0 C C
T 0 100 50 60 0 0 0 K Normal 0 C C
P 2 0 1 6 50 50 50 -50 N
P 3 0 1 0 -50 50 50 0 -50 -50 F
X A 1 -150 0 100 R 40 40 1 1 P
X K 2 150 0 100 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# eSim_MOS_N
#
DEF eSim_MOS_N M 0 0 Y N 1 F N
F0 "M" 0 -150 50 H V R CNN
F1 "eSim_MOS_N" 100 -50 50 H V R CNN
F2 "" 300 -300 29 H V C CNN
F3 "" 100 -200 60 H V C CNN
ALIAS mosfet_n
DRAW
C 150 -200 111 0 1 10 N
P 2 0 1 10 130 -290 130 -250 N
P 2 0 1 0 130 -270 200 -270 N
P 2 0 1 10 130 -220 130 -180 N
P 2 0 1 0 130 -200 200 -200 N
P 2 0 1 10 130 -150 130 -110 N
P 2 0 1 0 130 -130 200 -130 N
P 2 0 1 0 200 -300 200 -270 N
P 2 0 1 0 200 -130 200 -100 N
P 3 0 1 10 110 -275 110 -125 110 -125 N
P 3 0 1 0 200 -200 300 -200 300 -250 N
P 4 0 1 0 140 -200 180 -215 180 -185 140 -200 F
X D 1 200 0 100 D 50 50 1 1 P
X G 2 -100 -200 210 R 50 50 1 1 P
X S 3 200 -400 100 U 50 50 1 1 P
X B 4 300 -350 98 U 47 47 1 1 P
ENDDRAW
ENDDEF
#
# eSim_MOS_P
#
DEF eSim_MOS_P M 0 0 Y N 1 F N
F0 "M" -50 50 50 H V R CNN
F1 "eSim_MOS_P" 50 150 50 H V R CNN
F2 "" 250 100 29 H V C CNN
F3 "" 50 0 60 H V C CNN
ALIAS mosfet_p
DRAW
C 100 0 111 0 1 10 N
P 2 0 1 0 80 -70 150 -70 N
P 2 0 1 10 80 -50 80 -90 N
P 2 0 1 0 80 0 150 0 N
P 2 0 1 10 80 20 80 -20 N
P 2 0 1 0 80 70 150 70 N
P 2 0 1 10 80 90 80 50 N
P 2 0 1 0 150 -70 150 -100 N
P 2 0 1 0 150 100 150 70 N
P 3 0 1 10 60 75 60 -75 60 -75 N
P 3 0 1 0 150 0 250 0 250 -50 N
P 4 0 1 0 140 0 100 -15 100 15 140 0 F
X D 1 150 200 100 D 50 50 1 1 P
X G 2 -150 0 210 R 50 50 1 1 P
X S 3 150 -200 100 U 50 50 1 1 P
X B 4 250 -150 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# eSim_R
#
DEF eSim_R R 0 0 N Y 1 F N
F0 "R" 50 130 50 H V C CNN
F1 "eSim_R" 50 -50 50 H V C CNN
F2 "" 50 -20 30 H V C CNN
F3 "" 50 50 30 V V C CNN
ALIAS resistor
$FPLIST
R_*
Resistor_*
$ENDFPLIST
DRAW
S 150 10 -50 90 0 1 10 N
X ~ 1 -100 50 50 R 60 60 1 1 P
X ~ 2 200 50 50 L 60 60 1 1 P
ENDDRAW
ENDDEF
#
#End Library
35 changes: 35 additions & 0 deletions library/SubcircuitLibrary/TLC2264/TLC2264.cir
Original file line number Diff line number Diff line change
@@ -0,0 +1,35 @@
* C:\FOSSEE\eSim\library\SubcircuitLibrary\TLC2264\TLC2264.cir

* EESchema Netlist Version 1.1 (Spice format) creation date: 01/19/25 19:51:29

* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0

* Sheet Name: /
M4 Net-_M11-Pad1_ Net-_M1-Pad3_ Net-_M4-Pad3_ Net-_D1-Pad2_ mosfet_n
M2 Net-_M1-Pad3_ Net-_M1-Pad3_ Net-_M2-Pad3_ Net-_D1-Pad2_ mosfet_n
M1 Net-_M1-Pad1_ Net-_M1-Pad2_ Net-_M1-Pad3_ Net-_M1-Pad4_ mosfet_p
R1 Net-_M2-Pad3_ Net-_D1-Pad2_ 10k
R2 Net-_M4-Pad3_ Net-_D1-Pad2_ 10k
M5 Net-_M1-Pad1_ Net-_M5-Pad2_ Net-_M11-Pad1_ Net-_M1-Pad4_ mosfet_p
M6 Net-_M6-Pad1_ Net-_M14-Pad1_ Net-_M1-Pad4_ Net-_M1-Pad4_ mosfet_p
M3 Net-_M1-Pad1_ Net-_M14-Pad1_ Net-_M1-Pad4_ Net-_M1-Pad4_ mosfet_p
M7 Net-_M6-Pad1_ Net-_M11-Pad1_ Net-_D1-Pad2_ Net-_D1-Pad2_ mosfet_n
M8 Net-_M6-Pad1_ Net-_M6-Pad1_ Net-_D1-Pad2_ Net-_D1-Pad2_ mosfet_n
M9 Net-_M13-Pad2_ Net-_M6-Pad1_ Net-_D1-Pad2_ Net-_D1-Pad2_ mosfet_n
M11 Net-_M11-Pad1_ Net-_M11-Pad2_ Net-_D1-Pad2_ Net-_D1-Pad2_ mosfet_n
R4 Net-_M11-Pad2_ Net-_D1-Pad2_ 10k
M12 Net-_C1-Pad2_ Net-_M11-Pad1_ Net-_M11-Pad2_ Net-_D1-Pad2_ mosfet_n
M14 Net-_M14-Pad1_ Net-_M14-Pad2_ Net-_M14-Pad3_ Net-_D1-Pad2_ mosfet_n
R5 Net-_M14-Pad3_ Net-_D1-Pad2_ 10k
M13 Net-_C1-Pad2_ Net-_M13-Pad2_ Net-_M1-Pad4_ Net-_M1-Pad4_ mosfet_p
M10 Net-_M10-Pad1_ Net-_M10-Pad1_ Net-_M1-Pad4_ Net-_M1-Pad4_ mosfet_p
R3 Net-_C1-Pad1_ Net-_M11-Pad1_ 10k
C1 Net-_C1-Pad1_ Net-_C1-Pad2_ 10u
M15 Net-_M14-Pad1_ Net-_M14-Pad1_ Net-_M1-Pad4_ Net-_M1-Pad4_ mosfet_p
M17 Net-_M14-Pad2_ Net-_M14-Pad1_ Net-_M1-Pad4_ Net-_M1-Pad4_ mosfet_p
M16 Net-_M14-Pad2_ Net-_M14-Pad2_ Net-_D1-Pad1_ Net-_D1-Pad2_ mosfet_n
D1 Net-_D1-Pad1_ Net-_D1-Pad2_ eSim_Diode
U1 Net-_M5-Pad2_ Net-_M1-Pad2_ Net-_M1-Pad4_ Net-_D1-Pad2_ Net-_C1-Pad2_ PORT

.end
39 changes: 39 additions & 0 deletions library/SubcircuitLibrary/TLC2264/TLC2264.cir.out
Original file line number Diff line number Diff line change
@@ -0,0 +1,39 @@
* c:\fossee\esim\library\subcircuitlibrary\tlc2264\tlc2264.cir

.include D.lib
.include NMOS-180nm.lib
.include PMOS-180nm.lib
m4 net-_m11-pad1_ net-_m1-pad3_ net-_m4-pad3_ net-_d1-pad2_ CMOSN W=100u L=100u M=1
m2 net-_m1-pad3_ net-_m1-pad3_ net-_m2-pad3_ net-_d1-pad2_ CMOSN W=100u L=100u M=1
m1 net-_m1-pad1_ net-_m1-pad2_ net-_m1-pad3_ net-_m1-pad4_ CMOSP W=100u L=100u M=1
r1 net-_m2-pad3_ net-_d1-pad2_ 10k
r2 net-_m4-pad3_ net-_d1-pad2_ 10k
m5 net-_m1-pad1_ net-_m5-pad2_ net-_m11-pad1_ net-_m1-pad4_ CMOSP W=100u L=100u M=1
m6 net-_m6-pad1_ net-_m14-pad1_ net-_m1-pad4_ net-_m1-pad4_ CMOSP W=100u L=100u M=1
m3 net-_m1-pad1_ net-_m14-pad1_ net-_m1-pad4_ net-_m1-pad4_ CMOSP W=100u L=100u M=1
m7 net-_m6-pad1_ net-_m11-pad1_ net-_d1-pad2_ net-_d1-pad2_ CMOSN W=100u L=100u M=1
m8 net-_m6-pad1_ net-_m6-pad1_ net-_d1-pad2_ net-_d1-pad2_ CMOSN W=100u L=100u M=1
m9 net-_m13-pad2_ net-_m6-pad1_ net-_d1-pad2_ net-_d1-pad2_ CMOSN W=100u L=100u M=1
m11 net-_m11-pad1_ net-_m11-pad2_ net-_d1-pad2_ net-_d1-pad2_ CMOSN W=100u L=100u M=1
r4 net-_m11-pad2_ net-_d1-pad2_ 10k
m12 net-_c1-pad2_ net-_m11-pad1_ net-_m11-pad2_ net-_d1-pad2_ CMOSN W=100u L=100u M=1
m14 net-_m14-pad1_ net-_m14-pad2_ net-_m14-pad3_ net-_d1-pad2_ CMOSN W=100u L=100u M=1
r5 net-_m14-pad3_ net-_d1-pad2_ 10k
m13 net-_c1-pad2_ net-_m13-pad2_ net-_m1-pad4_ net-_m1-pad4_ CMOSP W=100u L=100u M=1
m10 net-_m10-pad1_ net-_m10-pad1_ net-_m1-pad4_ net-_m1-pad4_ CMOSP W=100u L=100u M=1
r3 net-_c1-pad1_ net-_m11-pad1_ 10k
c1 net-_c1-pad1_ net-_c1-pad2_ 10u
m15 net-_m14-pad1_ net-_m14-pad1_ net-_m1-pad4_ net-_m1-pad4_ CMOSP W=100u L=100u M=1
m17 net-_m14-pad2_ net-_m14-pad1_ net-_m1-pad4_ net-_m1-pad4_ CMOSP W=100u L=100u M=1
m16 net-_m14-pad2_ net-_m14-pad2_ net-_d1-pad1_ net-_d1-pad2_ CMOSN W=100u L=100u M=1
d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148
* u1 net-_m5-pad2_ net-_m1-pad2_ net-_m1-pad4_ net-_d1-pad2_ net-_c1-pad2_ port
.tran 0e-00 0e-00 0e-00

* Control Statements
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
73 changes: 73 additions & 0 deletions library/SubcircuitLibrary/TLC2264/TLC2264.pro
Original file line number Diff line number Diff line change
@@ -0,0 +1,73 @@
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
LibName1=adc-dac
LibName2=memory
LibName3=xilinx
LibName4=microcontrollers
LibName5=dsp
LibName6=microchip
LibName7=analog_switches
LibName8=motorola
LibName9=texas
LibName10=intel
LibName11=audio
LibName12=interface
LibName13=digital-audio
LibName14=philips
LibName15=display
LibName16=cypress
LibName17=siliconi
LibName18=opto
LibName19=atmel
LibName20=contrib
LibName21=power
LibName22=eSim_Plot
LibName23=transistors
LibName24=conn
LibName25=eSim_User
LibName26=regul
LibName27=74xx
LibName28=cmos4000
LibName29=eSim_Analog
LibName30=eSim_Devices
LibName31=eSim_Digital
LibName32=eSim_Hybrid
LibName33=eSim_Miscellaneous
LibName34=eSim_Power
LibName35=eSim_Sources
LibName36=eSim_Subckt
LibName37=eSim_Nghdl
LibName38=eSim_Ngveri
LibName39=eSim_SKY130
LibName40=eSim_SKY130_Subckts
Loading