Skip to content

error out in case of inst-by-position (instead of segfaulting) #9

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

error out in case of inst-by-position (instead of segfaulting) #9

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 5 additions & 4 deletions example/ot_parser.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -59,10 +59,12 @@ struct OpenTimerParser : public verilog::ParserVerilogInterface {

std::string pin;
std::string net;
for(size_t i=0; i<inst.net_names.size(); i++) {
auto &net_name = inst.net_names[i][0];
if(inst.pin_names.size() != 0)
std::cerr << "Unsupported instanciation by position for " << inst.inst_name << std::endl;
else
for(size_t i=0; i<inst.net_names.size(); i++) {
auto &net_name = inst.net_names[i][0];

if(i < inst.net_names.size()) {
auto &pin_name = inst.pin_names[i];
switch(pin_name.index()) {
case 0: pin = std::get<0>(pin_name); break;
Expand All @@ -80,7 +82,6 @@ struct OpenTimerParser : public verilog::ParserVerilogInterface {
g.cellpin2net.insert({pin, net});
g.net2cellpin.insert({std::move(net), std::move(pin)});
}
}
}

Module module;
Expand Down