Skip to content
View Shehrozkashif's full-sized avatar

Block or report Shehrozkashif

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Shehrozkashif/README.md

πŸ‘‹ Hi, I'm Shehroz Kashif

Software Engineer | AI & Deep Learning Researcher | LFX'25 Mentee @ RISC-V International
Research Intern @ MERL (Micro Electronics Research Lab)
Open Source Contributor | Functional Programmer | Verification Enthusiast


πŸš€ About Me

I'm a results-driven software engineer and researcher, working at the intersection of AI, hardware design, and open source verification tools. I specialize in both low-level microarchitecture verification and high-level deep learning systems.

πŸ” I currently focus on:

  • 🧠 Researching and implementing Text GANs using PyTorch
  • πŸ›‘οΈ Reducing hallucinations in Large Language Models (LLMs) using hybrid verification
  • βš™οΈ Building RISC-V pipelines, compilers, and simulators at MERL
  • πŸ“Š Benchmarking LLMs with RTL using my open-source suite ArcheV

πŸ’‘ Fun fact: I can read assembly faster than I read novels!


🧠 Roles & Affiliations

  • πŸ”Ή LFX’25 Mentee @ RISC-V International
    Contributing to machine-readable RISC-V specifications and tools

  • πŸ”Ή Senior Research Intern @ MERL
    Developing and benchmarking RISC-V pipelines and LLM verification systems


🧰 My Tech Toolbox

πŸ”€ Languages

Python Scala Verilog Java Ruby Shell JavaScript HTML CSS

🧠 AI & Deep Learning

PyTorch TensorFlow Transformers Scikit-learn NumPy Pandas

βš™οΈ Hardware & Verification

Chisel Verilator RISC-V RTL

🧰 Frameworks & Dev Tools

Spring Boot Django Docker Git Linux CI/CD

🧾 Data & Configuration

MySQL YAML JSON


πŸ’‘ Featured Projects

πŸ”¬ ArcheV

πŸ§ͺ RISC-V RV-32i RTL Benchmarking Suite to test LLMs on low-level architectures
βœ… Focused on syntactical & functional verification via Verilog + Python

πŸ› οΈ YAML-based tooling and schema automation for RISC-V documentation and simulators
βš™οΈ Fixed schema paths, improved generator pipelines

🧠 Text GAN (In Progress)

πŸ“š Researching and building a Text GAN using PyTorch
🎯 Targeted at learning discrete language patterns and improving generation quality

πŸ›‘οΈ LLM Hallucination Mitigation

πŸ” Using prompt engineering, hybrid testing, and functional output validation to reduce hallucinations in LLMs
🧩 Involves structured inputs, JSON-based evaluation, and rule-based fallback


πŸ† Achievements

  • πŸ§ͺ Senior Research Intern @ MERL
  • πŸŽ“ LFX Mentorship Program 2025 @ RISC-V International
  • πŸ“Š Improved LLM benchmarking accuracy by 25%
  • πŸ‘¨β€πŸ« Taught Scala Functional Programming and AI Fundamentals
  • πŸ“ Contributed to IEEE-style research and documentation

πŸ“ˆ GitHub Stats


πŸ“« Contact Me


⭐ Enjoy my work? Give it a ⭐ to support continued open source innovation!
🀝 I’m open to collaborations in AI, ML, Functional Programming, and RISC-V verification.


Pinned Loading

  1. riscv-software-src/riscv-unified-db riscv-software-src/riscv-unified-db Public

    Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools

    C++ 109 76

  2. Vermithor Vermithor Public

    RISCV RV-32I 5 Stage Pipelined Processor

    Scala

  3. merledu/ArcheV merledu/ArcheV Public

    RISC-V RV-32i RTL Benchmark for evaluating Large Language Models.

    Verilog 3

  4. merledu/ai4org merledu/ai4org Public

    Python 1