[Scala3] Rewrite svsim Verilator backend argument stringification#5042

adkian-sifive merged 1 commit intomainchipsalliance/chisel:mainfrom

scala3-svsim-backend-string-fixeschipsalliance/chisel:scala3-svsim-backend-string-fixesCopy head branch name to clipboard