Skip to content
View cirofabianbermudez's full-sized avatar
15 followers · 26 following

Achievements

Achievement: YOLOAchievement: Pull Sharkx2Achievement: QuickdrawAchievement: Arctic Code Vault Contributor

Achievements

Achievement: YOLOAchievement: Pull Sharkx2Achievement: QuickdrawAchievement: Arctic Code Vault Contributor

Highlights

  • Pro

Organizations

@uvmcollab

Block or report cirofabianbermudez

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
cirofabianbermudez/README.md

Hi 👋, I'm Ciro

I'm a Electronic/Verification engineer

  • 💬 Ask me about C/C++, Verilog, SystemVerilog, UVM.
  • 🌱 I'm currently learning SystemC.
  • 💡 I'm interested in VLSI, Chip design and FPGAs.

Skills:

C C++ CMake Python R Lua PowerShell Bash Script Markdown YAML LaTeX Neovim Visual Studio Code Obsidian HTML5 CSS3 Git GitHub GitLab GitHub Actions GitLab CI Github Pages Gitpod FFmpeg Inkscape Linux Pop!_OS MySQL Matplotlib NumPy Pandas SciPy

VLSI:

Pinned Loading

  1. uart_ip uart_ip Public

    UART ip FPGA verilog/systemverilog

    C++

  2. i2c_ip i2c_ip Public

    I2C ip FPGA verilog/systemverilog

    SystemVerilog 1

  3. spi_ip spi_ip Public

    SPI IP FPGA Verilog/SystemVerilog

    Tcl

  4. debouncer_ip debouncer_ip Public

    Debouncer ip FPGA verilog/systemverilog

    Tcl

  5. fifo_ip fifo_ip Public

    FIFO ip FPGA verilog/systemverilog

    SystemVerilog

  6. nvim nvim Public

    Simple Neovim setup with the bare minimum, just useful keymaps and essential plugins

    C++ 1