Skip to content

Conversation

racerxdl
Copy link
Contributor

As discussed in hdl/containers#11

Adding Project Apicula which aims to add support to Gowin FPGA's support 💯

Copy link
Member

@umarcor umarcor left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please, use gh: https://github.com/YosysHQ/apicula instead. web:, gh:, gl:, etc. change the icon that is displayed on the site. See the template.

BTW, please move the second sentence of the description below. You can remove L10-L12 if you want, and put the following only:

Project Apicula uses a combination of fuzzing and parsing of the vendor data files to find the meaning of all the bits in the bitstream.

@racerxdl
Copy link
Contributor Author

Like this @umarcor ?

@umarcor umarcor changed the title Add project apicula add Project Apicula Jan 17, 2021
@umarcor umarcor merged commit 70b7f95 into hdl:develop Jan 17, 2021
@umarcor umarcor added the enhancement New feature or request label Jan 21, 2021
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants